

A Specification Methodology by a Collection of Compact Properties


as Applied to the Intel® Itanium™ Processor Bus Protocol

Kanna Shimizu, David L. Dill,
Ching-Tsun Chou

Stanford University
Intel® Corporation


Background

As digital circuit designs become more complex...



Background

As digital circuit designs become more complex...



Interfaces must be clearly defined.

- Avoid communication problems between designers, IP buyer and seller, ...

3

©Copyright by Kanna Shimizu 2002

Background

Problem

Target subsequent latency is the number of clocks from the assertion of IRDY# and TRDY# for one data phase to the assertion of TRDY# or STOP# for the next data phase in a burst transfer. The target is required to complete a subsequent data phase within eight clocks from the completion of the previous data phase. This requires the target to complete the data phase either by transferring data (TRDY# asserted), by

Current State

4

©Copyright by Kanna Shimizu 2002

Background

Target subsequent latency is the number of clocks from the assertion of IRDY# and TRDY# for one data phase to the assertion of TRDY# or STOP# for the next data phase in a burst transfer. The target is required to complete a subsequent data phase within eight clocks from the completion of the previous data phase. This requires the target to complete the data phase either by transferring data (TRDY# asserted), by

Current State

Problem

```
prev(!final_dphase_done & !idle)
    IMPLIES cbe_e;
prev(frame) IMPLIES (frame | irdy);
prev(stop & irdy) IMPLIES !stop;
prev(stop & irdy) IMPLIES !irdy;
prev(!frame) IMPLIES (frame | ad);
prev((counter = 3) & a) IMPLIES !a;
prev((m_initial = 7) & !irdy)
    IMPLIES irdy;
prev((m_subseq = 7) & !irdy)
    IMPLIES irdy;
```

Why not this?

5

©Copyright by Kanna Shimizu 2002

Background

● The cost-value problem

- Too much time and expertise needed
- Not very valuable

● Two-pronged solution

- Make the specification process *easier*
- increase the *usefulness* of formal documents

Goal


6

©Copyright by Kanna Shimizu 2002

Background

Goal

- **Methodology** is the key
 - As opposed to *tool* or *language* development
- Little work on methodology so far




7

©Copyright by Kanna Shimizu 2002

Background

Goal

- **Methodology** is the key
 - As opposed to *tool* or *language* development
- Little work on methodology



8

©Copyright by Kanna Shimizu 2002

Background

- In [SDH00] (Shimizu, Dill, Hu, FMCAD '00)
 - Using **PCI** as an example
 - Specification **style** developed
 - Two specification **debugging** methods described

Methodology

Contribution



- Shows the method applies to **more advanced** bus protocols
 - Intel® Itanium™ Processor bus protocol
 - Example : pipelining
- Reports **interesting issues** revealed during the protocol development
 - Worked with Intel® to prepare a standard



Outline

1. Methodology
2. Specifying the Itanium™ processor bus protocol
3. Checking the protocol



Methodology

1. Monitor-Based Specification





Generator
Specification



2.Collection of Compact Properties


Specify using a conjunction of simple constraints

`prev(input0 & input1 & ... | output0) IMPLIES`
`current(output1 | output2 & ... & outputn)`


Example

“Only when IRDY# is asserted can FRAME# be deasserted”

$prev(frame) \text{ IMPLIES } frame \mid irdy$



- Simple state machines each track one thread of information
- Use many *generic* state machines instead of a few custom ones
 - Example : set-and-reset state machine



The specification *style* requires

1. Observe; then, deem actions “correct” or “incorrect”
2. Many small properties and many generic state machines

Outline

1. Methodology
2. Specifying the Itanium™ processor bus protocol
3. Checking the protocol

Pipelining

Major Phases of a Transaction

- **Arbitration Phase (ARB)**
 - Arbitrate to use the bus
- **Request Phase (REQ)**
 - Start transaction: put the request (write, read) on the bus
- **Snoop Phase (SNP)**
 - Snoop results are put out
- **Response Phase (RESP)**
 - Transaction is concluded with a data transfer

Major Phases of a Transaction

- **Arbitration Phase (ARB)**
 - Arbitrate to use the bus
- **Request Phase (REQ)**
 - Start transaction: put the request (write, read) on the bus
- **Snoop Phase (SNP)**
 - Snoop results are put out
- **Response Phase (RESP)**
 - Transaction is concluded with a data transfer

Major Phases of a Transaction

- **Arbitration Phase (ARB)**
 - Arbitrate to use the bus
- **Request Phase (REQ)**
 - Start transaction: put the request (write, read) on the bus
- **Snoop Phase (SNP)**
 - Snoop results are put out
- **Response Phase (RESP)**
 - Transaction is concluded with a data transfer

Itanium™

Major Phases of a Transaction

- **Arbitration Phase (ARB)**
 - Arbitrate to use the bus
- **Request Phase (REQ)**
 - Start transaction: put the request (write, read) on the bus
- **Snoop Phase (SNP)**
 - Snoop results are put out
- **Response Phase (RESP)**
 - Transaction is concluded with a data transfer

29

©Copyright by Kanna Shimizu 2002



Itanium™



Pipelining



Time	1	2	3	4	5	6
transaction0		ARB				
transaction1						
transaction2						
transaction3						



30



©Copyright by Kanna Shimizu 2002











Multiple
Instantiations

prev(write & "in
response phase")
IMPLIES
"trdy must be asserted"



prev((RESP = 0) &
write_0)
IMPLIES
"trdy must be
asserted"

prev((RESP = 1) &
write_1)
IMPLIES
"trdy must be
asserted"


prev((RESP = 2) &
write_2)
IMPLIES
"trdy must be
asserted"



Outline



1. Methodology
2. Specifying the Itanium™ processor bus protocol
3. Checking the protocol

Deadlock Found in Protocol


Normal Sequence









Sequence of Concern



Sequence of Concern





● Consequences

- Data transfer permanently blocked
- Deadlock in some cases

Fixed

- Experience specifying and checking
 - **Two issues** found with the protocol
 - Resulted in changes to the protocol
 - **Formal specification written and debugged in two man-months**
 - Partial description
 - Core protocol in 46 independent constraints

Conclusion

1. Methodology
 - Simple yet effective
2. Specifying the Itanium™ bus protocol
 - Advanced, with pipelining
3. Checking the protocol
 - Issues discovered
 - Formal work fed back to standard rectification

Future Directions

- Complete Specification
- Extract Useful Information
 - For synthesis
 - “Don’t Care”s