


Deriving a Simulation Input Generator and a Coverage Metric From a Formal Specification

Kanna Shimizu and David L. Dill
Stanford University, Stanford, CA

Formal Specification?

Introduction



1. Interfaces need to be clearly defined and communicated
 2. Interface protocols need to be thoroughly debugged
- Formal interface specifications would be optimal

Informal Specification

Target subsequent latency is the number of clocks from the assertion of IRDY# and TRDY# for one data phase to the assertion of TRDY# or STOP# for the next data phase in a burst transfer. The target is required to complete a subsequent data phase within eight clocks from the completion of the previous data phase. This requires the target to complete the data phase either by transferring data (TRDY# asserted), by doing target Disconnect without data (STOP# asserted, TRDY# deasserted), or by doing Target-Abort (STOP# asserted, DEVSEL#

Official PCI Specification

Formal Specification

```
prev(!final_dphase_done & !idle)
  IMPLIES cbe_e;
prev(frame) IMPLIES (frame | irdy);
prev(stop & irdy) IMPLIES !stop;
prev(stop & irdy) IMPLIES !irdy;
prev(!frame) IMPLIES (frame | ad);
prev((counter = 3) & a) IMPLIES !a;
prev((m_initial = 7) & !irdy)
  IMPLIES irdy;
prev((m_subseq = 7) & !irdy)
  IMPLIES irdy;
```

Example



- **Cost Goal:** Decrease formal specification cost
 - writing & debugging
 - shorter development time
 - less expertise required

FMCAD '00, CHARME '01

- **Value Goal:** Increase formal specification value
 - beyond debugging the protocol?
 - assist with simulation?

DAC '02


Many tools are needed for simulation and functional verification



1. Black Box & Automatic → Saves Time & Effort
2. Fewer bugs in tools
3. Change in interface, not a problem!

Outline

1. Specification Style
2. Environment Model
3. Simulation Coverage
4. Experimental Results




7

Copyright by Kanna Shimizu 2002

1. Properties-Based

Specification Style




8

Copyright by Kanna Shimizu 2002

1. Properties-Based

Specification Style

- `previous(frame) IMPLIES (frame | irdy);`
- `previous (stop & irdy) IMPLIES !stop;`
- `previous (stop & irdy) IMPLIES !irdy;`
- `previous (!frame) IMPLIES (frame | ad);`
- `previous ((counter = 3) & a) IMPLIES !a;`



many compact properties

one large complex state machine



2. "Previous Implies Current"

Specification Style

All properties must be
previous expression IMPLIES current expression

- | | | |
|-------------------------------------------|----------------|------------------------------|
| • <code>previous(frame)</code> | IMPLIES | <code>(frame irdy);</code> |
| • <code>previous (stop & irdy)</code> | IMPLIES | <code>!stop;</code> |

Activating Logic

Constraining Logic

2. "Previous Implies Current"

Specification Style

`previous(a0) IMPLIES a0 | a1`

`!previous(a0) | a0 | a1
previous(a0) & !a0 IMPLIES a1`

"Previous Implies Current" Form

Free Form





11

Copyright by Kanna Shimizu 2002

3. Output Separability

Specification Style



12

Copyright by Kanna Shimizu 2002

3. Output Separability


Specification Style

previous(a0 | b0) IMPLIES (a0 | a1)
previous(counter=8) IMPLIES (a1 & a2)
previous(b0) IMPLIES (b0 | !b2)

previous(a0) IMPLIES (a0 | b1)
previous(counter=8) IMPLIES (!a0 | !b0)
previous(b0) IMPLIES (a1 & b1 & b2)

O

X




Summary

Specification Style

1. Properties-Based
2. "Previous Implies Current"
3. Output Separability

Outline

1. Specification Style
2. Environment Model
3. Simulation Coverage
4. Experimental Results





15

Copyright by Kanna Shimizu 2002

Preparation Step

Environmental Model




16

Copyright by Kanna Shimizu 2002

Dynamic, Repeated Step

Environmental Model




17

Copyright by Kanna Shimizu 2002

Dynamic, Repeated Step

Environmental Model




18

Copyright by Kanna Shimizu 2002

Dynamic, Repeated Step

Environmental Model




19

Copyright by Kanna Shimizu 2002

Dynamic, Repeated Step

Environmental Model




20

Copyright by Kanna Shimizu 2002

Dynamic, Repeated Step

Environmental Model




21

Copyright by Kanna Shimizu 2002

Summary

Environmental Model





22

Copyright by Kanna Shimizu 2002

Previous Work

Environmental Model



23

Copyright by Kanna Shimizu 2002

Advantages

Environmental Model


1. Much smaller BDD
 1. Only activated properties
 2. Only consequents
 - BDDs are purely of output variables
 - Example : BDD variables from 161 to 15
2. Technique useful for large interfaces
 - Avoid BDD blowup

24

Copyright by Kanna Shimizu 2002

Outline

1. Specification Style
2. Environment Model
3. Simulation Coverage
4. Experimental Results




25

Copyright by Kanna Shimizu 2002

"Interesting" Scenarios

Coverage & Bias



1. Determining interesting scenarios
2. Push the simulation to that scenario

26

Copyright by Kanna Shimizu 2002

Proposed Coverage Metric

Coverage & Bias


1. Determining interesting scenarios

`previous(counter=8)` IMPLIES (a1 & a2)

antecedent true == interesting scenario

Goal: Maximize the # of antecedents that have become true

Antecedent



Design


27

Copyright by Kanna Shimizu 2002

Determine Input Biases

Coverage & Bias

2. Push the simulation to that scenario



`previous(!a0 & a1 & !b0)` IMPLIES (b1)


a0: True 2%
a1: True 98%

28

Copyright by Kanna Shimizu 2002

Without Biasing

Coverage & Bias




29

Copyright by Kanna Shimizu 2002

With Biasing

Coverage & Bias



30


Copyright by Kanna Shimizu 2002

Summary

Coverage & Bias


2. Bias Env's outputs

— a0 : 98%
— a1 : 2%
— a5 : 98%




Biased Traversal

1. Target a missed antecedent



Outline


1. Specification Style
2. Environment Model
3. Simulation Coverage
4. Experimental Results



The Design

Experimental Results

Stanford FLASH I/O Design
- fabricated and functioning chip -




33

Copyright by Kanna Shimizu 2002

Simulation & Verification

Experimental Results




- 9 previously unreported bugs found
- Finding bugs: automated.

34

Copyright by Kanna Shimizu 2002

Coverage & Bias

Experimental Results



Most bugs found during biased simulations

35

Copyright by Kanna Shimizu 2002

Performance Results

Experimental Results

Memory usage small

- only 15 variables in BDDs (161 without technique)
- peak memory usage 4MB

Simulation time not a problem

- 12,000 time steps / run
- For all runs < 2 sec

36

Copyright by Kanna Shimizu 2002

Summary

- Methodology: Specification as an...
 1. Environment
 2. Output checker
 3. Coverage metric
 4. Bias determinator
- New Generation Algorithm: Smaller BDDs
- Application to a Large Design & Discovery of Bugs

Future Work

Further Uses for Specifications

- Better Coverage Metric
- Augmenting incomplete interface designs
- Better synthesis?