

Monitor-Based Formal Specification of PCI

Kanna Shimizu, David L. Dill,
Alan J. Hu

Stanford University,
University of British Columbia

Background

How to write a specification
for interfaces?

- **Hardware Designs**
- **Pin Level Signaling**
- **Examples**
 - **Busses**
 - **IP core interface**

Background

- Specification currently in use?
Informal, “English” specifications are,
 - Ambiguous
 - Incorrect
 - Incomplete

3

Copyright by Kanna Shimizu 2002

Background

- Formal Specification is one possible answer to these problems.
 - Eliminate Ambiguity
 - Automatic Checks for Correctness
 - Eliminate Contradictions
 - Closer to Completion
 - Useful

4

Copyright by Kanna Shimizu 2002

Background

**“Formal specifications are
hard to write.”**

5

Copyright by Kanna Shimizu 2002

Contributions

- **With our methodology,**
 - **Protocols are more easily specified**
 - PCI protocol specified
 - **Good debugging strategies**
 - PCI Protocol Bugs Discovered

6

Copyright by Kanna Shimizu 2002

Methodology

1. Specification

2. Debugging

7


Copyright by Kanna Shimizu 2002

Specification Methodology

Characteristic 1

8

Copyright by Kanna Shimizu 2002




Usefulness

- Formally verify A without building B
 - Assume-Guarantee Reasoning
- Simulation Checker
 - After implementations of A and B are built

Specification Methodology

Characteristic 1



11

Copyright by Kanna Shimizu 2002

Specification Methodology


Characteristic 1

Traditionally:

Specification's

input: agent input

output: agent output




Monitor-Based:

Specification's

input: agent input
and agent output

output: correct_i



12


Copyright by Kanna Shimizu 2002

Specification Methodology

Characteristic 1

Traditionally:
Non-Deterministic

Monitor-Based:
Deterministic



13

Copyright by Kanna Shimizu 2002

Specification Methodology


Characteristic 2

14

Copyright by Kanna Shimizu 2002

Traditionally,

confusing
hard to maintain




Specifications have used huge state machines

Specify using small, simple constraints

“Only when IRDY# is asserted can FRAME# be deasserted”


$prev(frame) \rightarrow frame \mid irdy$



Specify using small, simple constraints


“Once FRAME# is deasserted, STOP# must be deasserted”

$\text{prev}(\text{prev}(\text{frame}) \ \& \ !\text{frame}) \rightarrow \text{!stop}$



Very simple state machines.


Type 1



ex:write_trans


Very simple state machines.

Type 2



Example

“master must raise irdy within 8 cycles of assertion of frame.”



Example

“master must raise irdy within 8 cycles of assertion of frame.”

prev((frame8 = 7) & !irdy)  irdy

- Specify using small, simple constraints
 - No CTL
 - No LTL
 - No Large State Machines
 - **Propositional Formulas + Very Simple State Machines**

Specification Methodology

- Write the specification as a interface monitor which observes and judges

AND

- Write the specification as a collection of small, simple constraints

= ?

23

Copyright by Kanna Shimizu 2002

Specification Methodology

A_is_correct
= constraint_A0 & constraint_A1 &
...& constraint_AN

Monitor

constraint_Ai = prev(frame) → frame | irdy

24

Copyright by Kanna Shimizu 2002

Specification Methodology

Monitor Specification can be written in Verilog!

```
constraint_Ai = prev(frame) → frame | irdy
```



Verilog

```
input frame, irdy;  
wire constraint_Ai;  
...  
constraint_Ai = !p_frame | (frame | irdy);
```

25

Copyright by Kanna Shimizu 2002

Specification Methodology

● Summary

- Many, small propositional constraints
- Group the constraints according to the agent (module) they specify
- The conjunctions of these constraints are the outputs of the monitor

26

Copyright by Kanna Shimizu 2002

Specification Methodology

● PCI Result

- Covers the core protocol excluding the “bus bridge” features. (sec. 3.1 to 3.6)
- 83 constraints
- Specification is 280 lines long.
- Just 2 kinds of state machines

27

Copyright by Kanna Shimizu 2002

Methodology

1. Specification

2. Debugging

28


Copyright by Kanna Shimizu 2002

Debugging


Background

What does it mean to “debug a specification”?

Sets of Event Sequences



Correct
by
Intention



Correct
by
Specification

29

Copyright by Kanna Shimizu 2002

Debugging

Background

Traditionally

Build Implementations and Simulate



Observe
and Judge

Time-Consuming!
Labor-Intensive!

30

Copyright by Kanna Shimizu 2002

Debugging

Background

With monitor-based specification

Specification checked *without* implementations



Debug
Protocol

**Specification debugged
early in the design phase!**

31

Copyright by Kanna Shimizu 2002

Debugging

Background

Debugging Monitor-Based Specifications

- 2 types of checks
- Using conventional model checkers
 - Cadence SMV


32

Copyright by Kanna Shimizu 2002

Dead State Check

Finds contradictions in the specification.

- Dead State Check
 - Assurance that the specification doesn't allow the following:



- Dead State Check

- Model Check

- for every possible state allowed by the specification,
there is at least one legal next state.

- Counterexamples





Conflicting Constraints


Characteristic Check

- Finds unexpected scenarios
 - finds “missing” rules or “excessive” rules

Characteristic Check Example

- “Termination signaling must be disjoint”






Summary

- **Dead State Check**
 - finds contradictions
 - easy for non-FV engineers
- **Characteristic Check**
 - finds missing and excessive rules
 - powerful but requires FV skills


PCI Result

- **Dead State Check**
 - fine-tuned the specification
- **Characteristic Check**
 - found 3 bugs in the official protocol

In order to start a transaction...



Because of an omission in the specification...



1. One agent can lock the bus
2. Signaling definitions are not disjoint
3. An agent can unexpectedly change modes during a transaction.

Conclusion

- Easy yet powerful specification and debugging framework for interface specification presented
 - effective with PCI
 - PCI monitor specification available at <http://radish.stanford.edu/pci>

Contributions (Part II)

- Style Rules for the Constraints
- Guarantee of an Implementation
- Receptiveness